



# EDA Technofair 2000


丸文株式会社  
開発営業第2部  
連絡先: TEL; 03-3639-9640  
[imamura@marubun.co.jp](mailto:imamura@marubun.co.jp)



**A|RT Designer:  
From C to HDL**

丸文株式会社  
開発営業第2部  
連絡先: TEL; 03-3639-9640  
imamura@marubun.co.jp

# A|RT Designer



- C 言語記述を動作合成する最新ツール
- 画面を通して対話的に最適化を探索
- ユーザ設計のブロックが指定可能
- 合成可能なVHDL/Verilogを生成
- pragmaによって機能の指定が可能




# 動作記述からアーキテクチャを生成

## ● ビヘイビア/アルゴリズム


- 動作, 機能の記述
- 入出力信号, サンプルレート

## ● アーキテクチャの生成

- コントローラ
  - FSM
  - SBC
  - MBC
- データパス
- リソース
  - (ALU, ROM, RAM...)
- クロック



# 最適なアーキテクチャを合成



## 資源の配置と割当


C-言語

```
x = a + b;  
y = c - d;  
out = x * y;
```

資源の割当と配置の  
ルール


operation	EXU	mode
_*_	MULT	"mult"
_+_	ALU	"add"
_:reg1-_:reg2	ALU	"sub"
cast(_:reg1)	ALU	"pass"

アルゴリズムのマッピング





# メモリアーキテクチャの生成

## Available Memory Resources and Types.




(1) dual port memory


# スケジューリング



# スケジューリング : レジスタの共有化

## *Register Assignment & Register Optimization.*

variable	lifetime	conflict graph
a	[0,1]	
b	[1,2]	
c	[2,3]	
d	[1,3]	
e	[0,1] U [2,3]	
f	[0,2]	



# スケジューリング : Loop Folding

- Faster Schedule Through more Parallelism
- MicroROM Area Increases (#potentials)
- Size of Register Files Increases
- Example

```

pot 0   s = 0;
        FOR i = 1 to 10 {
pot 1       p[i] = c[i]*in[i];
pot 2       s = s+p[i];
        }

```

21 cycles

Loop Folding

```

pot 0   s = 0;
pot 1   p[1] = c[1]*in[1];
        FOR i = 2 to 10 {
pot 2       s = s+p[i-1];p[i] = c[i]*in[i];
        }

```


12 cycles





# RTL-HDL(ネットリスト)の生成

- Synthesizable VHDL or Verilog
- Processor Netlist
- Testbench



## 対話型設計と最適化の探求

The screenshot displays the A|RT Designer software interface, which is used for hardware design and optimization. The interface is divided into several panels:

- Top Panel:** Contains the project name and various menu options (File, Edit, Search, Options, Reports, Help).
- Left Panel:** Shows the 'Archit. Creation' and 'Algorithm Mapping' sections, with 'Run' buttons for each.
- Center Panel:** Displays the C source code editor, showing code for a loop and conditional logic. A yellow callout points to this panel with the text 'Cのソースエディタ'.
- Right Panel:** Shows the VHDL/Verilog code generated from the C code. A yellow callout points to this panel with the text 'VHDL/Verilog 生成'.
- Bottom Left Panel:** Shows a resource usage table and a bar chart. A yellow callout points to this panel with the text 'ハードウェア資源の動作状況、バスの負荷状況など'.
- Bottom Right Panel:** Shows a timing diagram with a 'Program Counter' and a 'Dismiss' button. A yellow callout points to this panel with the text 'メモリやレジスタ内の変数の寿命'.

基本ユーザインタフェース  
配置、割当、スケジューリング

Cのソースエディタ

VHDL/Verilog 生成

ハードウェア資源の動作状況、  
バスの負荷状況など

メモリやレジスタ内の変数の寿命

# A|RT Designerの特徴

- C-based behavioral synthesis tool. Offers true “Algorithm to RTL” solution
- No ‘blackbox’ tool. By using pragmas the user has full control over:
  - datapath composition (arithmetic, memory, IO, address / databusses..)
  - operation assignment
  - scheduling & register generation
  - controller design : choose from 6 possible controllers
- Very fast. Facilitates extensive “what-if” analysis at the architecture level.



## A|RT Designer の特徴(2)

- Allows to synthesize a customized datapath & controller for an algorithm specified in C
- ART Designer generates an algorithm specific processor with a user defined instruction set.
  - The ultimate in flexible instruction set processors
  - Beyond approaches such as ARC, Tensilica, etc..
- ART Designer is an open system. Allows to add new instructions and datapath elements to the library
- Runs on PC/NT and Workstation



# A|RT Designer の応用例

- Design of co-processors for compute intensive tasks in a SOC design
- Implement high performance algorithms on FPGA
- Ultra low power DSP ASIC Design
- Migration of DSP processor based solutions to high performance FPGA solutions.
- Reconfigurable computing



# Frontier

↑↑↑↑↑ *Design*

<http://www.frontierd.com>

*A* TM *RT Designer*

- 応用例: FM demodulator -


丸文株式会社

開発営業第2部

連絡先: TEL; 03-3639-9640

imamura@marubun.co.jp

# FM復調器のアルゴリズム



$$\frac{24.576\text{MHz}}{384\text{KHz}} \rightarrow \text{設計目標 } \underline{64 \text{ cycles to compute every output}}$$

## デフォルト設定での結果

```
const P_FIX I_in,
const P_FIX Q_in,
P_FIX& Phase)
{
#pragma OUT Phase
static P_FIX xi,xq,xp;

// init
xi = I_in;
xq = Q_in;
if (xq>P_FIX(0))
xp = P_FIX(16384);
else
xp = P_FIX(-16384);
// rotate
for (UInt<4> i=0 ; i<P_ITERATIONS ; i++)
{
rotate(i,xi,xq,xp);
}
// finish
Phase = xp;
}

Compile:
Warning: Quantization occurred when casting the constant "6.555121946687550100e-03" to the type "I
Result is : "0bt0.000000011010110" (= "0.00653076171875" )
"/edc/project/marketing/ART/v1.6_post/internal/demos/ART_Designer/fm_demo/demo/include/parameter:
```


```
Report : SCHEDULING
Tool : ART Designer
Version : v1.7 rev4
Date : Fri Dec 3 11:23:10 1999

Init section potentials : 3
Timeloop potentials : 41
Init section cycles : 3
Timeloop cycles :
main()
{
unsigned long cycles = 0;
if (decimate=cycle==0$120) {
// operation '/fir_cordic/decimate_1'
cycles += 133;
}
cycles += 129;
}

pot | pc | operation | operation description
-----|-----|-----|-----
1 | 1 | FIR_CORDIC
```

**129 cycles for filtering**  
**133 cycles for cordic**

# アルゴリズムの変更



## アルゴリズムの変更 -ポリフェーズフィルタの使用結果-

```
diff_delay=diff_in;
return(Output);
}
////////////////////////////////////////////////////
void fir_cordic(
  const P_FIX I_in[4],
  const P_FIX Q_in[4],
  P_FIX& Output)
{
  #pragma OUT Output
  P_FIX I_out, Q_out, Phase;

  // compute I and Q filters
  I_out = fir16<0>(I_in);
  Q_out = fir16<1>(Q_in);
  // compute angle
  cordic(I_out, Q_out, Phase);
  Output=differentiator(Phase);
}

Compile:
Warning: Quantization occurred when casting the constant "6.555121946687550100e-03" to the type "int".
Result is : "0bt0.000000011010110" (= "0.00653076171875" )
"/edc/project/marketing/ART/v1.6 post/internal/demos/ART Designer/fm demod/demo/include/parameter:
Frontier
Tliff Design
```

```
// Report : SCHEDULING
// Tool : A|RT Designer
// Version : v1.7 rev4
// Date : Tue Nov 30 16:00:09 1999
////////////////////////////////////////////////////
Init section potentials : 8
Timeloop potentials : 112
Init section cycles : 8
Timeloop cycles : 216

pot | pc | operation | operation description
-----|-----|-----|-----
-9 | | | INIT SECTION
-9 | 1 | RT391 | BEGIN
| | | baseptr:reg_Xbus_acu_1
| | | <- 'Int<6>(0)':romctrl_1
| | | | romctrl_1=const1[0];
-9 | 1 | RT389 | diff_delay:reg_Ybus_alu_1
| | | <- 'Int<6>(0)':romctrl_1
| | | | romctrl_1=const1[0];
```

## 専用ユニット(ASU)の割当

```


void rotate(
  cons . P_INDEX iter,
  P_FIX& x1,
  P_FIX& xq,
  P_FIX& xp)
{
#define BOOL Uint<1>

  BOOL xi_sign_bit,xq_sign_bit,different_sign;
  P_FIX angle,xi_inc,xq_inc;


  xi_inc = xq >> iter;
  xq_inc = xi >> iter;
  angle = lookup_angle_coeff[iter+1];

  xi_sign_bit = BOOL(xi < P_FIX(0));
  xq_sign_bit = BOOL(xq < P_FIX(0));
  different_sign = xi_sign_bit ^ xq_sign_bit;


  if (different_sign) {
    xi = xi+xi_inc;
    xq = xq-xq_inc;
    xp = xp+angle;
  } else {
    xi = xi-xi_inc;
    xq = xq+xq_inc;
    xp = xp-angle;
  }
}
    
```



```
assign_fcalletoasu("/.../*=rotate(*)","rotate_asu1");
```



## 処理ネックの解消




Address Computation Bottleneck

```
instantiate("acu_2");
```




## 処理ネックの解消 -ACU\_2の割当結果-




# Case Study

## パイプライン化




```
void fir_cordic(  
    const P_FIX I_in[4],  
    const P_FIX Q_in[4],  
    P_FIX& Output)  
{  
    #pragma OUT Output  
    P_FIX Phase;  
    static P_FIX I_out, Q_out;  
  
    cordic(I_out, Q_out, Phase);  
    Output=differentiator(Phase);  
    // compute I and Q filters  
    I_out = fir16<0>(I_in);  
    Q_out = fir16<1>(Q_in);  
    // compute angle  
}
```

`unroll("/.../cordic_loop");`



## パイプライン化の結果




Total number of fields and bits:  
datapath : 51 fields, 558 bits  
creg : 1 fields, 1 bits

# Case study

## 結論

**C-source:140**  
**# source code change:3**  
**# lines edited:4**  
**# hours spent:2**

**HDL-output:7750**



(\*) excluding RAM, ROM

# Frontierの A|RT と SystemC ?

- Frontier is co-developer of SystemC together with Synopsys and Coware


- Frontier brings in the Fixed Point modeling library (ART Library)
- Synopsys brings in the Scenery environment
- Coware will provide its interprocess communication technology

- Frontier is focussing on providing synthesis solutions based on SystemC


- ART Builder : RTL-C to RTL-HDL
- ART Designer : Behav-C to RTL-HDL




# A|RT & SystemC




## System Design



## RTL Design



# 製品ロードマップ



# まとめ

- Frontier社はC言語からの設計、アーキテクチャ合成ツールのリーダーです。
  - ART Library : C based hardware modeling
  - ART Builder : “RTL-C to RTL-HDL” translation
  - ART Designer : “Behav-C to RTL-HDL” synthesis
- Frontier社は従来のVHDL/Verilog設計の上流設計フローとして、C言語での設計手法を提案しております。
- Frontier社は SystemC standardに準拠した設計ツールの開発を推進しております