agx20_disp_dvi_hd

KEI-CQ-AGX20DPpDisplayPort-DVIϊA_v^(fA[hfoCX)gTvłB

AeMegaWizardуUCNXCORE Generatorō쐬t@ĆAꂼ̃c[K肷郉CZXɏ]܂B

҂쐬t@ĆA{I"as-is"CZXłB
gpɍۂĂ̐͂܂B
Agp̍ۂɕsĂȂۏ؂Ȃ܂B

 agx20_disp_dvi_hd
       DVI͑Ή̃fBXvCŁAFullHD𑜓x(1920x1080 135MHz)̕\Ȃ܂B
       fBXvCɂĂ͐삵Ȃꍇ܂̂łB
       x4[gp̂ŁADPp̂ݎgp\łB
       ̃vWFNg̎sɂ́ADisplayPort-DVIϊA_v^(fA[hfoCX)KvłB

 N@

DPp̃Wp[DVIɐݒ肵܂B

DisplayPort-DVIϊA_v^܂HDMIϊA_v^ڑAfBXvCƂȂ܂B

QuartusIIN܂B

ProgrammerN܂B

RtBO[VȂ܂B

 Tv

1920x1080(FullHD 135MHz)ŃJ[o[\Ȃ܂B

Tv̂߁AW[ėp₷`ɂ͍\Ă܂B

 t@C\

agx20_disp_dvi_hd.qpf       QuartusII 9.1 vWFNgt@C
agx20_disp_dvi_hd.qsf       QuartusII 9.1 t@C

agx20_disp_dvi_hd_tb.v      eXgx`
agx20_disp_dvi_hd.vtakprj   Veritak vWFNgt@C

agx20_disp_dvi_hd.v         TOPW[
alt_pll_50x138.v            PLL 50MHz  138.5MHz
alt_ddio_bidir.v            PLL΍p
alt_alt2gxb_x4.v            ArriaGX alt2gxb MKrbggV[o[W[
dispgen_hd.v                1920x1080 eXgp^[\W[
LYNX/dvi_data_enc.v         TMDSGR[_[W[

 V~[VɊւ

ėpVerilogV~[^[gpł܂B
I͐ݒ肵ĂȂ̂ŁAKȂƂŏI点ĂB
ȉ̃t@Cǂݍ܂Ďs܂B

agx20_disp_dvi_hd_tb.v
sim_altera.inc.v

