ISSi߃ZbgEV~[^

{Iɓ̃t@C\Ŗ߃ZbgEV~[^쐬܂D
gׂ͂ēłD

RV32SIM

@RISC-VRV32IMA[LeN`ISSłD

CM0SIM

@Cortex-M0iArmv6-MA[LeN`jISSłD

CA7SIM

@Cortex-A7iArmv7-AA[LeN`jISSłD

CA53SIM

@Cortex-A53iArmv8-AA[LeN`jISSłD

R3KSIM

@MIPS R3000iMIPS2A[LeN`jISSłD

SHSIM

@lTXEGNgjNX SH-2ISSłD

V850SIM

@lTXEGNgjNX@V850ISSłD

ꂼ̃V~[^pɁCDhrystonex`}[NCStanfordx`}[NCCoreMarkRpCIuWFNgiELF`jYtĂ܂DC̃x`}[NEvÓCISSł̎sɓŝ悤ɉςsĂ܂D̃x`}[NgĂقCPUƂ̐\rsĂӖ܂̂ŒӂĂD܂CDhrystoneCStanfordCCoreMarkƂ̂łCłƂ͒ɂȂĂƂƂłD̃x`}[N̖ړÍCISSł낢Ȗ߂s邽߂ɎgpĂ܂D
