Benefits
Automatic conversion from C/C++ to VHDL/Verilog
- no more error-prone redesign from C to VHDL/Verilog
Architectural design from C/C++
- More compact code
- Richer and more attractive development environments
- C/C++ simulation orders of magnitude faster than HDL
Open System
- Easily include existing HW components