Build Options : VHDL

VHDL work library name

Entity and architecture name

Configuration

declaration

Set language

Set clock period

Set number of frames (test bench)

Generate HDL

testbench

Make update process sensitive

to the reset signal if present

Create enable pin

for update process

Initialize all state variables to zero (simulation only)