Build Options : Verilog

Set language

Set clock period

Set number of frames (test bench)

Generate HDL

testbench

Create enable pin

for update process

Make update process sensitive

to the reset signal if present

Initialize all state variables

to zero (simulation only)

design module name